Mitigation of Harmonics and Unbalanced Voltage Disturbance Compensation by MSVPWM Based- DVR in the Distribution Net

Abstract = 60 times | PDF = 9 times

Main Article Content

Haider Muhamad Husen


Recent power distribution networks comprise abundant sensitive loads, which extremely impact the power quality of source in electrical power networks. Voltage dip, voltage rise, imbalanced voltage, line notching and distortion of harmonics are problems of power quality frequently take place. Pre-disturbance voltage compensation strategy and phase-locked-loop (PLL) based dq- space vector control are presented to improve a Dynamic Voltage Restorer (DVR), which restore the magnitude of voltage disturbance and displacement of phase angle to prior of voltage disturbance. 3-phase Multilevel strategy of Space Vector Pulse Width Modulation (MSVPWM) based- Multilevel Diode Clamped Converter (MDCC) is proposed as switching pulse signals employed low frequency, which creates high levels of voltage and fewer harmonics in the output waveform in comparison to 2-level SVPWM based- DVR. 3-level SVPWM based- DVR under balanced and imbalanced distortion voltage disturbances included sags and swells injected appreciated quantities of voltage, thereby attained ideal sinusoidal waveform with lower Total Harmonic Distortion THD% compared to 2-level SVPWM based- DVR. Furthermore, real and imaginary powers balanced effectively at sensitive load during various distortion voltage disturbance conditions via presented work. The proposed simulation model of multi-level SVPWM based- DVR is implemented by dedicating the software system of MATLAB/SIMULINK. The results of simulation exhibit the effectiveness and efficiency of the presented work under different distortion voltage disturbance conditions.


Phase-Locked Loop, MDCC, DVR, Space-Vector Control, Compensation Strategy, THD%.


Download data is not yet available.

Article Details


[1] E. Hossain, M. R. Tur, S. Padmanaban, S. Ay, and I. Khan, “Analysis and Mitigation of Power Quality Issues in Distributed Generation Systems Using Custom Power Devices,” IEEE Access, vol. (6), pp. 16816-16833, 12 Mar. 2018.
[2] N. R. Watson and A. Miller, “Power Quality Indices,” EEA Conference and Exhibition, pp. 1-15, June 2015.
[3] A. Polycarpou, H. Nouri, T. Davies and R. Ciric, “An overview of voltage sag theory, effects and equipment compatibility,” 39th International Universities Power Engineering Conference, 2004. UPEC 2004, pp. 966-972, 6-8 Sep. 2004.
[4] N. M. Salgado-Herrera, A. Medina-Rios, R. Tapia-Sanchez and O. Anaya-Lara, “Sags and swells compensation and power factor correction using a dynamic voltage restorer in distribution systems,” 2017 IEEE International Autumn Meeting on Power, Electronics and Computing (ROPEC), 8-10 Nov. 2017.
[5] S. Praveena and B. S. Kumar, “Performance of Custom Power Devices for Power Quality Improvement,” 2017 IEEE International Conference on Power, Control, Signals and Instrumentation Engineering (ICPCSI), pp. 912-917,21-22 Sep. 2017.
[6] T. S. Saggu and L. Singh, “Comparative Analysis of Custom Power Devices for Power Quality Improvement in Non-linear Loads,” 2015 2nd International Conference on Recent Advances in Engineering & Computational Sciences (RAECS),21-22 Dec. 2015.
[7] M. T. L. Gayatri, A. M. Parimi and A. V. P. Kumar, “Application of Dynamic Voltage Restorer in microgrid for voltage sag/swell mitigation,” 2015 IEEE Power, Communication and Information Technology Conference (PCITC), 15-17 Oct. 2015.
[8] J. Sabarad and G. H. Kulkarni, “Comparative analysis of SVPWM and SPWM techniques for multilevel inverter,” 2015 International Conference on Power and Advanced Control Engineering (ICPACE), pp. 232-237, 12-14 Aug. 2015.
[9] A. S. Kale, A. V. Tamhane and A. A. Kalage, “Comparative study of SPWM And SVPWM cascaded h-bridge multilevel inverter,” 2017 International Conference on Intelligent Computing and Control (I2C2), 23-24 June 2017.
[10] K. J. Pratheesh, G. Jagadanand and R. Ramchand, “An improved space vector PWM method for a three-level inverter with reduced THD,” 2015 9th International Conference on Compatibility and Power Electronics (CPE), pp. 167-172, 24-26 June 2015.
[11] S. S. Choi, J. D. Li and D. M. Vilathgamuwa, “A generalized voltage compensation strategy for mitigating the impacts of voltage sags/swells,” IEEE Transactions on Power Delivery, vol. (20), no. 3, pp. 2289-2297, July 2005.
[12] S. Chung, “A phase tracking system for three phase utility interface inverters,” IEEE Transactions on Power Electronics, vol. (15), no. 3, pp. 431-438, 27 May 2000.
[13] C. Fitzer, M. Barnes and P. Green, “Voltage sag detection technique for a dynamic voltage restorer,” IEEE Transactions on Industry Applications, vol. (40), no. 1, pp. 203-212, Jan.-Feb. 2004.
[14] D. C. da Silva Junior, B. F. Musse, M. M. Lanes and J. G. de Oliveira, “Real Time Simulation of Dynamic Voltage Restorer (DVR) utilizing RTDS and dSPACE,” 2017 IEEE 8th International Symposium on Power Electronics for Distributed Generation Systems (PEDG), 17-20 April 2017.
[15] M. Bobrowska-Rafal, K. Rafal, M.Jasinski and M.P.Kazmierkowski, “Grid synchronization and symmetrical components extraction with PLL algorithm for grid connected power electronic converters– a review,” Bulletin of the Polish Academy of Sciences: Technical Sciences, vol. (59), no. 4, pp. 485-497, 2011.
[16] A. S. Maklakov and A. A. Radionov, “EMC evaluation of three level NPC converter based on space vector PWM,” 2015 IEEE NW Russia Young Researchers in Electrical and Electronic Engineering Conference (EIConRusNW), pp. 236-240, 2-4 Feb. 2015.
[17] A. K. Bilhan and S. Sunter, “Simulation and Design of Three-Level Cascaded Inverter Based on Soft Computing Method,” Tehnicki Vjesnik - Technical Gazette, vol. (27), no. 2, pp. 489-496, Apr. 2020.
[18] S.K. Mondal, J.O. P. Pinto and B. K. Bose, “A neural-network-based space-vector PWM controller for a three-level voltage-fed inverter induction motor drive,” IEEE Transactions on Industry Applications, vol. (38), no. 3, pp. 660-669, May/Jun. 2002.
[19] S.K. Mondal, B. K. Bose and J.O. P. Pinto, “Space vector pulse width modulation of three-level inverter extending operation into overmodulation region,” IEEE Transactions on Power Electronics, vol. (18), no. 2, pp. 604-611, March 2003.
[20] T. M. Blooming and D. J. Carnovale, “Application of IEEE STD 519-1992 Harmonic Limits,” Conference Record of 2006 Annual Pulp and Paper Industry Technical Conference, 18-23 June 2006.